An edition of Multiple-valued programmable logic array minimization by simulated annealing (1992)
Multiple-valued programmable logic array minimization by simulated annealing
By Gerard W. Dueck
0 (0 Ratings)
0 Want to read0 Currently reading0 Have read
0 Want to read0 Currently reading0 Have read
Publish Date
1992
Publisher
Naval Postgraduate School,Available from National Technical Information Service
Language
eng
Pages
27
1-1 of 1 Editions
Multiple-valued programmable logic array minimization by simulated annealing
Language: eng
Pages: 27
Published In: 1992
Publisher: Naval Postgraduate School, Available from National Technical Information Service